Synopsys introduced its DesignWare High Bandwidth Memory 2 (HBM2) IP solution consisting of controller, PHY and verification IP, enabling designers to achieve up to 307GB/s aggregate bandwidth, which is 12 times the bandwidth of a DDR4 interface operating at 3200Mb/s data rate.
In addition, the DesignWare HBM2 IP solution delivers approximately ten times better energy efficiency than DDR4.
Advanced graphics, high-performance computing (HPC) and networking applications are requiring more memory bandwidth to keep pace with the increasing compute performance brought by advanced process technologies.
With the DesignWare HBM2 IP solution, designers can achieve their memory throughput requirements with minimal power consumption and low latency.
The new DesignWare HBM2 IP solution is built on Synopsys' silicon-proven HBM and DDR4 IP, which has been validated in hundreds of designs and shipped in millions of systems-on-chips (SoCs), enabling designers to lower integration risk and accelerate adoption of the new standard.
"We selected Synopsys' DesignWare HBM2 IP solution to take full advantage of the bandwidth and power efficiency of the 16GB of HBM2 memory in our Radeon Vega Frontier Edition graphics cards," said Joe Macri, corporate VP and product CTO at AMD.
Macri added, "Synopsys' deep expertise in memory interfaces enabled us to successfully integrate HBM2 IP into the 'Vega' GPU architecture and achieve power and memory bandwidth targets to serve machine learning and advanced graphics applications."
The complete DesignWare HBM2 IP solution provides unique functionality that enables designers to achieve their memory bandwidth, latency and power objectives.
The DesignWare HBM2 Controller supports pseudo-channel operation in either lock step or memory interleaved mode, allowing users to maximize bandwidth based on their unique traffic pattern.
Both the HBM2 controller and PHY utilize a DFI 4.0-compatible interface to simplify integration with custom DFI-compliant controllers and PHYs.
The DesignWare HBM2 PHY IP offers four trained power management states and fast frequency switching that allows the SoC to manage power consumption by quickly changing between operating frequencies.
The DesignWare HBM2 PHY enables a microbump array that matches the JEDEC HBM2 SDRAM standard for the shortest possible 2.5D package routes and highest signal integrity.
To simplify HBM2 SDRAM testing, the DesignWare HBM2 PHY IP provides an IEEE 1500 port with an access loopback mode for testing and training the link between the SoC and HBM2 SDRAM.
Synopsys VC Verification IP for HBM is fully compliant to HBM JEDEC specification (including HBM2) and provides protocol, methodology, verification and productivity features including built-in protocol checks, coverage and verification plans, and Verdi protocol-aware debug and performance analysis, enabling users to achieve rapid verification of HBM-based designs.
"Increasing memory bandwidth without overtaxing power and area budgets is critical for graphics, HPC and networking applications," said John Koeter, vice president of marketing for IP at Synopsys.
